We prove a lower bound, exponential in the eighth root of the input length, on the size of monotone arithmetic circuits that solve an NP problem related to clique detection. The result is more general than the famous lower bound of Razborov and Andreev, because the gates of the circuit are allowed to compute arbitrary monotone binary real-valued functions (including AND and OR). Our proof is relatively simple and direct, and uses the method of counting bottlenecks. The generalization was proved independently by Pudl ak using a di erent method, who also showed that the result can be used to obtain an exponential lower bound on the size of unrestricted cutting plane proofs in the propositional calculus.
Introduction
The Razborov/Andreev Raz85] AB87] And85] exponential lower bound on the size of monotone Boolean circuits which detect cliques represented a breakthrough in the theory of monotone circuit complexity. The proof introduced the method of approximation, which has been used for other important lower bounds (see BS90] and Weg87] for expositions). Here we use the method of bottlenecks to give a simpler proof of a similar result. Our lower bound applies not just to monotone Boolean circuits, but more generally to circuits using gates which compute arbitrary monotone binary real-valued functions. The bound is proved speci cally for the broken mosquito screen problem (BMS), an NP problem related to clique detection. The result implies an exponential lower bound for the clique problem itself, since the clique problem is complete with respect to polynomial monotone projections for \monotone NP" (see BS90] ). An instance of the BMS is presented to the circuit as an n-tuple of values from f0,1g, and the output is either 0 or 1. We prove that every monotone real circuit which solves the BMS for some n must have a number of gates which is at least exponential in the eighth root of n. The method of bottlenecks maps a large set of input vectors to gates in the circuit so that not too many vectors are mapped to any one gate. Dividing an underestimate of the size of the mapped set by an overestimate of how many can be mapped to one gate, yields exponentially many gates. The mapping manages to hit \bottlenecks" in the circuit by sending an input vector to the rst gate in the circuit at which a certain amount of progress in classifying the input is made. The measure of progress is the length of a fence which intuitively keeps track of how many bits of the input are actually used by the computation at that point. This method is similar to that used by Haken Hak85] (and subsequently others Urq87] CS88]) to prove an exponential lower bound on the length of resolution proofs in the propositional calculus. In that case a large set of critical truth assignment vectors was mapped to clauses in the proof. The result in the present paper has an application to cutting plane proofs CCT87] in the propositional calculus. Cutting plane proofs provide a complete refutation system for unsatis able sets of propositional clauses. They e ciently simulate resolution proofs, and in fact are known to provide exponentially shorter proofs on some examples (the pigeonhole clauses). An exponential lower bound for cutting plane proofs for clause sets based on a clique/coclique distinction, under the restriction that coe cients in the proof are polynomially bounded, was proved in BPR95], by reducing the problem to lower bounds for monotone Boolean circuits, and applying the Razborov/Andreev result mentioned above. Building on this and other work, Pudl ak Pud95A] showed how the restriction on coe cient size could be eliminated if the monotone circuit lower bound could be generalized to apply to circuits with monotone arithmetic gates. He later showed Pud95B] how to adapt the approximation method of Razborov to obtain the needed lower bound, thus providing an independent proof of the main result in the present paper (for the case of the clique problem). As stated above, our lower bound for BMS implies a lower bound for the clique problem, and therefore by Pudl ak's argument it implies a lower bound for cutting plane proofs of the clause sets based on the clique/co-clique distinction. However our lower bound more directly implies an exponential lower bound for clause sets based on BMS. Each of these clause sets asserts that an instance to BMS is both \good" and \bad", and by Lemma 1 below it follows that each clause set is unsatis able. Pudl ak's interpolation result shows how to transform a cutting plane refutation P of any one of these sets to a monotone real circuit C of size linear in the number of variables and inequalities in P, such that C separates good and bad instances of BMS. Thus by Theorem 1 below P must have exponential size. The rst author devised the main ideas in the proof presented here, and used them in the preliminary version Hak95] of this paper to prove the lower bound for the case of monotone Boolean circuits. The second author showed how to generalize the proof to apply to arbitrary monotone real-valued gates.
Conventions
The inputs to the circuit are at the bottom and the output is at the top, so \lowest level" means closest to the input level. The circuit logic values can be any real numbers, but at the inputs to the circuit, the values are 0 and 1. Without loss of generality, the output values of the topmost gate of the circuit are also restricted to be 0 or 1. The output values 0 and 1 indicate rejection and acceptance respectively, of a vector of input values. The gates are unary or binary and are allowed to compute any monotone nondecreasing function of the inputs. Speci cally, if the output is for inputs and , and the output is 0 for inputs 0 and 0 , then ( 0 )^( 0 ) ) ( 0 ). The results proved here are easily generalized to the case of bounded fan-in gates, but if unrestricted fan-in were allowed, the whole circuit could consist of just one gate. The gates at a particular level in the circuit have a canonical left-right order de ned by the circuit. For convenience, the inputs to the circuit are also considered to be gates. (If the negations of the inputs were also available to the circuit, it would be able to polynomially simulate a Turing machine. In that case a super-polynomial lower bound would imply P6 =NP.) When an input d is applied to the circuit, the output of gate E is denoted by E(d).
Broken Mosquito Screens
The Broken Mosquito Screen problem (BMS) is a version of the CLIQUE problem for graphs that is designed to have an NP acceptance condition and also an NP rejection condition. Furthermore, it has a useful self-symmetry that allows the convenience of duality in de nitions and arguments in the following proof. It is not a fully speci ed problem in that some graphs are \don't care" graphs and do not meet either the acceptance or the rejection condition. Our lower bound applies to any circuit which accepts and rejects when it should, regardless of what it does on don't care graphs. This feature of BMS is needed to get the lower bound for cutting plane proofs using Pudl ak's method. It is intuitively helpful to think of the graphs that are good instances of BMS drawn as an array of m rows and m columns of vertices, such that one row is missing two vertices. Within each row, all vertices are connected by edges. The bad instances can be thought of drawn with one column missing two vertices and no edges strictly within any one column. This image inspired the name \broken mosquito screen". Clearly, both the acceptance and rejection conditions are NP. Since acceptance or rejection is not speci ed for all graphs, BMS is not a language in NP\co-NP, although the de nition could easily be made more speci c to yield a language in either NP or co-NP. To solve BMS means to separate the good from the bad instances. The essential combinatorial property of BMS is that the accepted and rejected instances are associated with partitions of the m The lower bound argument only requires the monotone circuit to separate these two sets of graphs. Note that for a non-monotone circuit or for a Turing machine it is quite easy to separate G 0 from B 0 . An algorithm just needs to count the number of edges at any one vertex.
The Lower Bound
The proof of the lower bound requires a sequence of de nitions and lemmas, and takes up the remainder of this paper. To motivate the exposition, the theorem statement is given here. In fact, all that is required of in the way of solving the BMS problem is that gives the output 1 on the set G 0 and output 0 on the set B 0 . Since the input size n is m 4 ?5m 2 +6 2 , the circuit contains 2 Kn 1=8 gates, for a constant K > 0. In fact, the estimates used in this paper yield K > :32. Using sharper estimates, the constant could be pushed past :38. Increasing the exponent of n to more than 1=8 would require new ideas. The theorem's proof is at the end of the paper.
Preview
The following subsections de ne a mapping from a subset A of G 0 B 0 to the gates of , where kAk kG 0 k. For any gate E in , the ratio of kG 0 k=k ?1 (E)k is greater than 1:8 b p m=8c 2 . The mapping is de ned sequentially. First one element of G 0 B 0 is mapped and then that element is deleted from G 0 B 0 yielding the set G 1 B 1 . The procedure continues until the set G j B j becomes too small for the further speci cation of to make sense. The set A is then (G 0 B 0 )n(G j B j ). It will be shown that \not too many" elements of A can be mapped to any one gate in . The mapping always sends a graph to a gate at which the circuit is speci cally concerned with processing that graph.
Fences
To de ne the mapping , a measure of \progress" is needed. An input vector g (which is the encoding of a graph) is mapped to a gate E at which the circuit makes particular progress in classifying g. Further argumentation shows that progress is not made for too many graphs at that same gate E. The desired measure of progress turns out to be \the length of a minimal fence".
De nition 3 Let E be a gate in and let g be a good BMS graph in the set G i . A fence around g at gate E and at time i is a conjunction C = x 1^ ^x q where x 1 ; : : : ; x q are inputs to , (variables that take on the values 0 and 1, representing edges in the graph). Furthermore, C(g) = 1 and (8b 0 2 B i ) (E(b 0 ) < E(g)) ) (C(b 0 ) = 0)]. In other words, the fence C is required to compute just as good a separation of g from the set B i , as does the gate E. The length of this fence C is the number of literals q. A minimal fence around g at gate E and time i is a minimum length fence for g, E and i. Note that a fence around g is likely to get other good graphs wrong (evaluate to 0). A fence is only concerned with one good graph and a whole set of bad graphs, or vice versa. Also note that for a particular g, there is one conjunction that works as a fence for any gate E and any time i. That fence is the conjunction of all the edges in g, and has length m(m?1) 2 +(m?2)(m?3) 2 . So the concept of \shortest fence" is well-de ned. For any input x to such that x is an edge in g, meaning g is classi ed correctly at the \gate" x, there is a fence of length 1 that works for g at that input gate and at any time. That fence is of course, just x taken as a conjunction of one literal. If input y to is not an edge in g, the empty conjunction, which simply has the constant value 1 and has length 0, is a fence for g at y and at all times. The dual situation is that for a bad graph b, the disjunction of literals representing all edges missing from b works as a fence for all gates at all times. Also, the obvious disjunction of length 1, namely x, is a fence for input x if x is an edge missing from b. If y is an edge in b, the empty disjunction, (length 0) that has constant value 0, is a fence for b at gate y.
Construction of the Mapping
To start, the constant k and the mapping are de ned:
De nition 4 Let k be de ned as m=2. Call a fence long if it is longer than k=2, otherwise call it short.
Initially, all minimal fences at the input level of are short, but all minimal fences at the output level are long.
De nition 5 Let E 0 be the gate at the lowest level, and leftmost within the level in , such that there exists a graph d 0 2 G 0 B 0 that requires a long fence at E 0 and at time 0 (the minimal fence is long). Here the speci cation of leftmost is not important, it is just to be de nite. So the fraction of G 0 that contains any of the h literals in D 0 must be less than h=m which is at most 1=4. Therefore, more than three quarters of G 0 must be classi ed wrongly by D 0 and must already be mapped before time j.
A dual argument involving g 0 and B j shows that at least three quarters of B 0 are also mapped, so the size of the mapped set is at least (1)
Counting Graphs Mapped to One Gate
The upper bound on the number of graphs mapped by to one particular gate is also calculated by counting the number of partitions that can arise in such graphs, but there are some restrictions on the partition that make this bound su ciently small. Lemma 3 If gate E has input gates E 1 and E 2 , and if at time i graph d has fences of length s 1 at E 1 and s 2 at E 2 , then at time i graph d has a fence at gate E of length at most s 1 + s 2 . If gate E has only one input gate E 1 , then d has a fence at gate E of length at most s 1 .
Proof: If d is good, then the fence at gate E is the conjunction of the fences at gates E 1 and E 2 . Otherwise the fence is the disjunction. Since E computes a monotone function of its inputs, whenever E(g) > E(b), it follows that E 1 (g) > E 1 (b) or E 2 (g) > E 2 (b). It is straightforward to check that the requirements of being a fence are all met by the above speci cation.
Lemma 4 The number of graphs from G 0 B 0 that can be mapped by to any one gate in is at most Proof: Let E be a gate in . This argument gives an upper bound on how many good graphs are mapped to E. By symmetry, the number of bad graphs mapped to E satis es the same bound. Thus the initial factor 2 in the formula.
Let g i be the rst (lowest index in the de nition of ) good graph mapped to E. Let Consider some index h (h i), such that g h is mapped to E. The graph g h lies outside of (evaluates to 1 at) all those fences D j such that E(d j ) < E(g h ). Suppose this condition is satis ed for the rst t graphs d j , so g h lies outside each of D 1 ; : : :; D t , and E(d t+1 ) E(g h ). Select one literal from each fence D j for j from 1 to t, which represents an edge in g h . The conjunction of this set of literals is a fence for g h at time i (and hence at time h) and therefore must include more than k=2 distinct literals.
Note that a list of more than k=2 distinct edges must contain r di erent endpoints where r 2 ?r 2 > k=2. So r is at least p k + r which is greater than q m=2. It is convenient for r to be even, so subtract 1 if r is odd. The numerical bound (2) is derived similarly to formula (1) above, by counting choices for partitioning the m 2 ? 2 vertices. In fact, the counting is done so that the denominator of formula (2) is the same for the same reason; the ordering of the equally sized subsets and the ordering of the vertices within a subset is immaterial for the partition. The calculation counts ordered partitions, so it overcounts unordered partitions by a factor of (m!) To count how many ways one could choose a graph g so that (g) = E, proceed by choosing edges, and thereby vertices, so that the fences D 1 ; D 2 : : : are satis ed until r vertices have been chosen.
In the case of D 1 , one of at most k di erent edges y 1;1 to y 1;k can be chosen. That choice dictates that the two endpoints are in the same subset of the partition. There are m of these subsets, and to justify dividing the formula by the denominator, any of the subsets must be possible for the two vertices. When satisfying fence D j (for j > 2), several things can happen: If there are already two vertices v 1 and v 2 chosen to be in the same subset of the partition, and the literal representing the edge from v 1 to v 2 is one of the disjuncts in D j , then no vertices are added to the partition and the procedure moves on to D j+1 . Otherwise, one of the edges y j;1 to y j;k must be chosen. It might be impossible to make such a choice if all the edges in D j run between vertices that are already assigned to di erent subsets. In that case, the partition is abandoned as an instance of overcounting the graphs that can be mapped to E.
In case an edge from D j can be chosen, the choice gives one or two \new" vertices that need to t into the partition. If only one of the endpoints is new, the new vertex must go into the same subset as the other endpoint. To justify the denominator that converts ordered to unordered partition counting, any of 
